

POWIRLIGHT[™] REFERENCE DESIGN : LINEAR BALLAST


Features

- Drive 2X40WT12
- Universal Input (90-255Vac)
- High Power Factor (0.99) & Low THD
- High-Frequency Operation (40kHz)
- Lamp Filament Preheating
- Lamp Fault Protection with Auto-Restart
- Over Temperature Protection
- IR2153 HVIC Ballast Controller

Description

The IRPLLNR1 is a high efficiency, high power factor, non-dimmable electronic ballast designed for linear fluorescent lamp types. The design contains an active power factor correction circuit for universal voltage input





Electrical Characteristics

Parameter	Units	Value
Lamp Type		2/40T12
Input Power	[W]	80 +/- 7%
Input Current (120VAC)	[A]	0.67
Pre-heat Output Frequency	[kHz]	50
Pre-heat Output Voltage	[Vpp]	350
Pre-heat Time	[S]	2.0
Running Output Frequency	[kHz]	39.0 +/- 4%
Running Output Voltage	[V]	100
Input A.C. Voltage Range	[VAC]	90255VAC/50/60Hz
Input D.C. Voltage Range	[VDC]	100350
Ambient Temperature Range	[°C]	050
Power Factor		0.99
Total Harmonic Distortion	[%]	<15%
Maximum Output Ignition Voltage	[Vpp]	1200

Note: Other lamp types require a new ballast type with different component values. Note: Tolerances were achieved with trimming.

Lamp Fault Protection Characteristics

Lamps	Ballast	Restart Operation
Lamp 1 or Lamp 2	Deactivates	Lamp exchange or recycle line voltage
lower cathode broken		
Lamp1 or Lamp 2	Deactivates if non-	Exchange damaged lamp or recycle
upper cathode broken	ZVS OCCUIS	line voltage
Both Lamps	Deactivates	Lamp exchange or recycle line voltage
upper cathodes broken		
Lamp1 or Lamp2	Deactivates	Lamp exchange or recycle line voltage
non-strike (cathodes intact)		
Open-Circuit (no lamps)	Deactivates	Lamp exchange or recycle line voltage
Short-Circuit (false hook-up)	Deactivates	Lamp exchange or recycle line voltage

Functional Description

Overview

The IRPLLNR1 consists of a power factor front end, a ballast control section, a resonant lamp output stage and shutdown circuitry. The power factor controller is a boost converter operating in critically continuous, free-running frequency mode. The ballast control section provides frequency modulation control of a traditional RCL series-parallel lamp resonant output circuit and is easily adaptable to a wide variety of lamp types. The shutdown section consists of lamp circuit current detection and comparator logic for safe turn-off and smooth auto re-starting. All functional descriptions are referred to the IRPLLNR1 schematic.

Power Factor Control

The power factor controller section consists of the LinFinity LX1562 Power Factor Controller IC (IC1), MOSFET M1, inductor L3, diode D5, capacitor C8 and additional biasing, sensing and compensation components (see schematic). This IC was chosen for its minimal component count, low start-up supply current and robust error amplifier. This is a boost topology designed to step-up and regulate the output DC bus voltage while drawing sinusoidal input current from the line (low THD) which is "in phase" with the AC input line voltage (HPF). The charging current of L3 is sensed in the source of M1 (R7) and the zero-crossing of the inductor current, as it charges the DC bus capacitor C8, is sensed by a secondary winding on L3. The result is critically continuous, free-running frequency operation where:

$$L3 = \frac{V_{in}^2 (V_{out} - \sqrt{2}V_{in})h}{2P_{out}V_{out}f_sp}$$
(1)

$$I_{L_p} = \frac{P_{out} 2\sqrt{2}}{V_{in\min} h}$$
(2)

where,

h = efficiency V_{in} = nominal AC input voltage V_{out} = DC bus voltage P_{out} = lamp power f_s = switching frequency

The value of the boost inductor (L3) can be calculated and the core should be dimensioned to *not saturate* at the worst case peak inductor currents (I_{L_a}) for the desired input voltage range.

For universal input, the boost inductor has been dimensioned for the highest peak currents which occur at low line (90VAC). Because of the wide input voltage range, performance can vary. It is recommended that the boost inductor be redimensioned for the exact desired input voltage plus tolerances (+/- 15%).

Reference Design Data Sheet intended for design information only. Subjected to changes without prior notice.



Ballast Control

The ballast control section includes a voltage-controlled oscillator (VCO) (Q1, C20, D9 and C13) connected to the IR2153 ballast controller IC (IC3) and programmed to different operating frequencies with a voltage divider (R17, R41, R42, R51, C12). It drives the lamp resonant output stage (L4, C21 and L5, C23) to the preheat, ignition and running operating conditions by changing the voltage at the base of Q1 and therefore the frequency of the halfbridge switches. During preheat, the half-bridge operating frequency is set by R42 and is fixed for a duration of time determined by the charging time of capacitor C28 to a threshold voltage (see Ballast Control Logic and Timing Diagram). This heats the lamp filaments to their emission temperature before the lamp ignites. This increases the life of the lamp and decreases ignition voltages and currents, yielding reduced maximum voltage and current ratings of the lamp resonant output stage and the half-bridge power MOSFETs (M4, M5). When the voltage on capacitor C28 exceeds the threshold voltage (voltage on C10), R51 is switched to ground through a comparator of IC4 (pin2) sweeping the voltage on the base of Q1 to ground momentarily, therefore sweeping the frequency lower towards the resonance frequency for ignition. The ignition frequency is the minimum frequency of the VCO defined as,

$$f_{ignition} = \frac{1}{1.13(C13)(R20 + 75)}$$
(3)

During the ignition ramp, C12 charges at a much slower rate than C20, resulting in the voltage at the base of Q1 increasing after ignition to a value determined by the parallel connected resistor R51. R51 sets the final running frequency where the lamp is driven to the manufacturer's recommended lamp power rating. The running frequency of the lamp resonant output stage for selected component values is defined as,

$$f_{run} = \frac{1}{2p} \sqrt{\frac{1}{LC} - 2\left(\frac{P_{Lamp}}{CV_{Lamp}^2}\right)^2 + \sqrt{\left[\frac{1}{LC} - 2\left(\frac{P_{Lamp}}{CV_{Lamp}^2}\right)^2\right]^2 - 4\frac{1 - \left(\frac{2V_{DCbus}}{V_{Lamp}p}\right)^2}{L^2C^2}}$$
(4)

where,

L	=	Lamp resonant circuit inductor	[H]
С	=	Lamp resonant circuit capacitor	[F]
P_{Lamp}	=	Lamp running power	[W]
V_{Lamp}	=	Lamp running voltage amplitude	[V]



Fault Protection

The shutdown circuitry consists of 2 quad comparator ICs (IC2 and IC4), a current detection filter (R21, R22, C16 and D12), a pull-up lamp removal circuit (R23, R24, R25, R26, D16 and C22), and over-current sensing resistors (R47, R48, R49, R43, R44, R46, D10 and D19). A more detailed diagram of the logic circuitry is given in the *Ballast Control Logic* and *Timing* sections of this paper. The current detection filter rectifies and integrates a measurement of the lamp resonant current from the source of the lower MOSFET of the half-bridge and compares it against a fixed threshold voltage. Should the current exceed the threshold in the event of over-current due to a non-strike condition of the lamp or non-zero voltage switching of the half-bridge due to an open circuit or broken lamp cathodes, the CT pin of the IR2153 is latched below the internal shutdown threshold (1/6 Vcc) and the ballast is shutdown.

In the event of a lamp exchange, the latch is reset with the pull-up network at the lamp, and the CT pin of the IR2153 is held below the internal shutdown threshold in an *unlatched* state (see *Timing Diagram*). When a new lamp is re-inserted, the ballast performs an auto restart without a recycling of the input line voltage. During a lamp removal, the frequency is also reset to the preheat frequency to avoid damage to the half-bridge switches due to below-resonance operation which can occur upon re-insertion of the lamp. For a dual lamp ballast, a second pull-up network is added to the second lamp (R27, R28, R29, R30) and is 'OR-ed' together with the first lamp. If either lamp is removed during running, the ballast is shutdown.

In the event of a broken *upper* cathode by either lamp during normal operation, non zerovoltage switching occurs at the half-bridge and will be detected by the current detection filter at source of the lower MOSFET of the half-bridge. Both half-bridge MOSFETs are latched off.

Should the DC bus decrease below a fixed threshold voltage during an undervoltage condition of the line voltage, the frequency is shifted back up to the preheat frequency to fulfill zero-voltage switching of the half-bridge, and the latch is disabled. This prevents latch-up during a fast cycling of the line voltage or a brown out.

IRPLLNR1

IQR

Trimming

The final ballast running input power during production can vary due to tolerances in L, C, VBUS, frun and manufacturing of the lamp. Trimming is therefore recommended. An insulated jumper wire (JP1) is connected over resistor R50 to accommodate for this. If the final run frequency exceeds the nominal specified run frequency by 4% (39kHz), the input power will be too low, and the ballast may not ignite the lamp and/or deactivate in the event of a non-strike condition. This is because RT (R20) programs the minimum operating frequency which corresponds to the ignition frequency. If this frequency is too high, the resulting lamp voltage may be too low to ignite the lamp and the resulting current may be too low to reach the current limit threshold. Shifting this frequency up or down shifts all other operating frequencies in the same direction. In this case, JP1 should be cut in two places and removed. This will connect R50 in series with R20 and decrease all operating frequencies slightly. The running lamp power, ignition voltage and ignition current will also increase. All of these parameters should be carefully tested during production.


IRPLLNR1



Ballast Control Logic

For corresponding signal waveforms, see Timing Diagram.


Reference Design Data Sheet intended for design information only. Subjected to changes without prior notice.



I R

Timing Diagram (Normal operation, lamp removal/re-insertion during running)





I R

Measurements

Reference Design Data Sheet intended for design information only. Subjected to changes without prior notice.

The following waveforms (see Figures 1 and 2) are from a dual 40W/T12 ballast (see Bill of Materials) and include ballast input, ouput and control measurements during all modes of operation.




Figure 1: Line input voltage (upper trace, 200V/div) and current (lower trace, 0.5A/div) during 120VAC normal operation. Timescale = 5ms/div.




Figure 3 : Line input current (200V/div) during preheat, ignition and running operating conditions. Timescale = 0.5s/div.

IRPLLNR1




Figure 2: Drain-to-source voltage (upper trace, 200V/div) current (lower trace, 0.5A/div) during 230VAC normal operation. Timescale = 5ms/div.




Figure 4 : Rectifier output voltage (upper trace, 200V/div), VCC IR2153 (middle trace, 10V/div) and VDD LX1562 (lower trace, 10V/div) during start-up. Timescale = 5ms/div.



Measurements (cont.)

ונעט בו נומע קונעט בו נומער קונעט ער נווין הי	מיני עליים בייני אינייים איני איניים בייני אינייים בייני אינייים בייני איניים בייניים בייניים בייניים בייניים ב איני ביינים ב				רעניין אוניין אוניין אוניין אוניין אוניין אוניין	מעלט על עריינייני איז איז איז איז איז איז איז איז איז איז
 		· · · · · ·	 ######################################	 		
			 -		·	

Figure 5: Inductor (L4 or L5) current (0.5A/div) during preheat and ignition operating conditions. Timescale = 0.5A/div.




Figure 7: Inductor current (L4 or L5) (0.5A/div) ramping up after preheat to ignite the lamp. Timescale = 5ms/div. Dummy filaments inserted to simulate non-strike condition.

Measurements (cont.)

			-	-			
				-			
			-	-			
			-	-			
]		 ·		
				-			
				-			
			-	-			
		.toomaara	 -	-			
				1 ()			
		1					
		r í tillillinnurn	 		l.		
			-	-	uduu	andon kan kan be	
	anden konden kont		-			andon dan dan dan dan dan dan dan dan dan da	
	<u></u>						
	. <u></u>						 · · · · · ·
· · · · · ·			 	-	 		

Figure 6: Lamp voltage (200V/div) during preheat and ignition operating conditions. Timescale = 0.5A/div.




Figure 8: Lamp voltage (200V/div) ramping up after preheat to ignite the lamp. Timescale = 5ms/div. Dummy filaments inserted to simulate non-strike condition.







Figure 9: Filament current (upper trace, 0.5A/div) and voltage (lower trace, 10V/div) during preheat. Timescale = 0.5A/div.



half-bridge current (middle/upper trace, 200V/div), half-bridge current (middle/upper trace, 1A/div), Vth2 threshold voltage (middle/lower trace, 1V/div) and current detection voltage (lower trace, 1V/div) During normal running condtions. Timescale = 5us/div.

Measurements (cont.)




Figure 10: VCO voltage (5V/div) showing control sequence during preheat, ignition and running conditions. Timescale = 0.5A/div.




Figure 12: Half-bridge voltage (upper trace, 200V/div) and lampout signal V:D16 (lower trace, 5V/div) during lamp removal/re-insertion condition. Timescale = 10ms/div.







Figure 13: Vth2 threshold voltage (upper middle trace, 1V/div), current detection signal V:C16 (upper trace, 1V/div) and inductor current (lower trace, 0.5A/div) during non-strike/ shutdown condition. Timescale = 20us/div. V:C16 exceeds Vth2 as current ramps up and ballast is shutdown. Dummy filaments inserted to simulate non-strke condition.



(lower trace, 0.5A/div) waveforms of PFC MOSFET (M1) during lowest line (100VAC) condition.

Measurements (cont.)




Figure 14: Half-bridge voltage (upper trace, 200V/div) and lower half-bridge MOSFET source current (1A/div) during hard-switching fault condition. Timescale = 1us/div. Upper

filament of 1 lamp removed, other lamp remains running. Condition continues until V:C16 exceeds Vth2 (V:C26).




Figure 16: Drain-to-source voltage (upper trace, 200V/div) and source current (lower trace, 0.7A/div) of MOSFET (M5) during maximum running lamp power.






Figure 17: Typical Conducted EMI frequency response for phase against neutral (upper trace: Quasi Peak, lower trace: Average). EN55015 limit lines also shown.





Figure 18: Typical Conducted EMI frequency response for neutral against neutral (upper trace: Quasi Peak, lower trace: Average). EN55015 limit lines also shown.



Reference Design Data Sheet intended for design information only. Subjected to changes without prior notice.

I\$R

www.DataSheet4U.com



Data and specifications subject to change without notice.

WORLD HEADQUARTERS: 233 KANSAS ST., EL SEGUNDO, CA 90245 USA • (310)322-3331 • FAX (310)322-3332 • TELEX 472-0403 EUROPEAN HEADQUARTERS: HURST GREEN, OXTED, SURREY RH8 9BB, UK • (44)0883 713215 • FAX (944)0883 714234 • TELEX 95219

Sales Offices, Agents and Distributors in Major Cities Throughout the World. © 1997 International Rectifier Printed in U.S.A. 4-97

Reference Design Data Sheet intended for design information only. Subjected to changes without prior notice.